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Abstract— In this work we show the impact of surface cleaning 
on the dynamic characteristics of Au-free AlGaN/GaN Gated 
Edge Termination Schottky Barrier Diodes (GET-SBDs). It is 
demonstrated that the current dispersion (measured in pulsed 
regime) can be reduced by introducing a N2 plasma cleaning 
step in the anode metal deposition chamber. Moreover, diodes 
treated with N2 plasma show lower current drop after reverse 
voltage stress (with a relative forward voltage increase of 2% 
after stress) than diodes without clean or with Atomic Layer 
Etching (ALE) clean (20% and 37% relative forward voltage 
increase, respectively).  
I. INTRODUCTION 
AlGaN/GaN Schottky Barrier Diodes (SBDs) are being 
explored due to their high current and high voltage 
capabilities, combined with high switching speed [1-5]. To 
this purpose, controlling the Schottky contact by appropriate 
surface treatments is fundamental for achieving good dynamic 
characteristics. We have reported on Au-free, high 
performance AlGaN/GaN Schottky Barrier Diodes (SBDs) 
with Gated Edge Termination (GET-SBDs) on 200 mm Si 
substrate [1,2]. In our previous work and in most papers on 
AlGaN/GaN SBDs [3-5], the DC characteristics of the diode 
are discussed. In this work a study on the diode dynamic 
behavior is performed. We demonstrate that surface cleaning 
prior to anode metal deposition is a crucial factor in improving 
the diode performance. Literature reports on nitrogen plasma-
based treatments, applied to the AlGaN surface of 
AlGaN/GaN High Electron Mobility Transistors (HEMTs), to 
reduce the current dispersion [6,7]. It is also reported that, in 
case of N2 plasma with low power, the active N2 radicals in the 
plasma can help recovering the (Al)GaN surface stoichiometry 
by reacting with impurities present at the surface [8]. In this 
work a N2 plasma treatment is applied to AlGaN/GaN GET-
SBDs, in-situ on the III/nitride surface prior to the Schottky 
metal deposition, in order to improve the Schottky contact and 
reduce current dispersion phenomena. As an alternative for 
removing the surface impurities, Atomic Layer Etching (ALE) 
is also explored. N2 plasma cleaning results to be more 
effective than ALE in improving the dynamic characteristics 
(pulsed I-V and reverse stress) of AlGaN/GaN GET-SBDs. 
II. DEVICE FABRICATION 
Fig. 1 shows a scheme of the diode, fabricated on top of a 
200 mm Si wafer. The Si3N4 edge termination is indicated in 
the figure: this dielectric layer at the anode corners acts as a 
shielding element which redistributes the electric field,  
reducing the reverse leakage current [1,2]. In forward 
conduction mode, high current can flow through the Schottky 
contact in the center of the anode region. Fig. 2 shows the 
anode processing. On top of 200 mm <111> Si wafers, the 
following epitaxial layers were grown by Metal Organic 
Chemical Vapor Deposition (MOCVD): 200 nm AlN 
nucleation layer (on top of the Si substrate), followed by a 
2600 nm-thick AlGaN-based buffer, 150 nm-thick GaN 
channel and 10 nm-thick Al25Ga75N barrier. The epitaxial 
stack was passivated with a 140 nm-thick Si3N4, grown by 
Rapid Thermal Chemical Vapor Deposition (RTCVD). Then, 
the GET anode was fabricated. After opening the anode region 
in the Si3N4 surface passivation, a 15 nm-thick RTCVD Si3N4 
was deposited at 650ºC and annealed at 700ºC (Fig. 2(a)). 
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Figure 1.  Schematic representation of the GET-SBD. 
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Figure 2.  Anode process flow, highlighting the cleaning step. 
 The Si3N4 edge termination was etched open by SF6 dry 
etching to define the Schottky contact (Fig. 2(b)). Then, three 
types of cleaning were tested (Fig 2(c)):  
1. No cleaning, as a reference. 
2. Wet cleaning with HCl (10 min, 18 wt%) and TMAH 
(10 min, 65oC), followed by in-situ N2-based plasma 
cleaning inside the anode metal sputtering tool (i.e. 
without air break before the metal deposition). The N2 
plasma conditions were 100W RF power, 50W bias 
power and 36 sccm N2 flow. 
3. One cycle ALE cleaning, followed by wet cleaning 
with HCl (10 min, 18 wt%) and TMAH (10 min, 
65oC). ALE cleaning is a sequence of plasma 
oxidation steps of the AlGaN, followed by removal of 
the oxidized layer in BCl3: in this case, 1 cycle (i.e. 1 
oxidation and 1 removal step) was applied. 
The anode metal, subsequently deposited and patterned, 
consists of a 20 nm TiN / 20 nm Ti / 250nm Al / 20 nm Ti / 
60 nm TiN Au-free stack, as illustrated in Fig 2(d). 
The processing continued with the Au-free cathodes (a 
Ti/Al/Ti/TiN-based stack, annealed at 550 ºC) and Au-free 
backend [1]. 
III. DEVICE CHARACTERIZATION 
DC characterization was performed on GET-SBDs with 
anode finger width of 100 µm, anode-cathode distance 
LAC= 10 µm, length of the edge termination LG= 1.5 µm and 
Schottky contact dimension LSC= 6 µm (see Fig.1). Fig. 3 
shows typical DC characteristics, measured by an Agilent 
4156C parameter analyzer, of GET-SBDs without clean, with 
N2-based plasma clean and with ALE clean.  
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Figure 3.  DC reverse (a) and forward (b) curves. Turn-on voltage VT and 
on-state voltage VF for the three cleaning conditions (c). 
Fig. 3 (a) and (b) illustrate the DC reverse and forward 
current, as a function of the anode-cathode voltage VAC, of 
GET-SBDs without clean (red solid curves), with N2 plasma 
clean (black dashed curves) and with ALE clean (blue dotted 
curves). The turn-on voltage VT (i.e. VAC extracted at a 
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forward current level of 1 mA/mm) and on-state voltage VF 
(i.e. VAC  at 100 mA/mm) for the 3 different process conditions 
are shown in Fig. 3 (c). Although the ALE clean shows lower 
on-state DC voltage, this treatment is not effective in reducing 
the current collapse, as shown in Fig. 4. 
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Figure 4.  Pulsed IV curves (for the different quiescent bias values) of GET-
SBDs without clean (a), with ALE clean (b) and with N2 plasma clean (c). 
The anode finger width of the diodes is 100 µm.  
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Figure 5.  Relative on-state voltage increase for the three cleaning 
conditions: No clean (red, solid curve), ALE treatment (blue, dotted curves) 
and N2 plasma (black, dashed curves). 
Dispersion characterization was performed by means of an 
Agilent B1505A parameter analyzer on GET-SBDs. The 
devices have anode finger width of 100 µm, LAC= 5 µm, 
LG= 1.5 µm and LSC= 6 µm. The anode-to-cathode voltage 
VAC was pulsed from forward operation to a reverse quiescent 
bias, which ranges from 0 to -175V (pulse timing: 10 ms in 
reverse quiescent bias and 2 ms in forward). The current 
collapse of the output characteristics was assessed. Fig. 4 
shows the pulsed IV curves for the three different cleaning 
conditions. While strong current collapse is observed in the 
case of anode processing without cleaning (Fig. 4 (a)) or ALE 
treatment (Fig. 4 (b)), limited collapse occurs when in-situ N2 
plasma cleaning is applied (Fig. 4 (c)). The relative on-state 
voltage increase ∆VF/VF0 was extracted as a function of the 
reverse quiescent bias (Fig. 5). VF0 is the on-state voltage at 
0 V quiescent bias and ∆VF is the difference between VF at a 
given quiescent bias and VF0. The results are plotted in Fig. 6 
and show a relative increase of more than 100% at -150V, in 
case of diode without clean or with ALE. Instead, when the 
surface is treated with N2 plasma, the relative increase is about 
6% at -175 V. 
Reverse stress tests were performed on GET-SBDs with 
anode finger width of 1 mm, LAC= 5 µm, LG= 1.5 µm and 
LSC= 6 µm. The diodes were first measured in DC with VAC 
ranging from 0 to 3V. Then, a reverse bias VAC= -150V was 
applied for 1 min. After that, the forward characteristic was 
measured again.  
Fig. 6 shows the forward IV characteristics, for the three 
surface treatments, on a fresh device (black, solid curves) and 
after 1 min reverse stress (red, dashed curves). The on-state 
voltage increase ∆VF is indicated in each graph. The diode 
without clean and the one with ALE clean show a relative 
forward voltage increase (i.e. ∆VF normalized to the VF value 
before stress) of 20% and 37%, respectively (Fig. 6 (a) and 
(b)). Instead, when the diode is treated with N2 plasma (Fig. 6 
(c)) the increase is only 2%. 
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Figure 6.  DC characteristics, before and after reverse stress, of GET-SBDs 
without clean (a), with ALE clean (b) and with N2 plasma clean (c). Black, 
solid curves indicate a fresh device, while red dashed curves show devices 
measured after 1 min reverse stress 
 
IV. CONCLUSIONS 
The impact of different anode surface cleaning techniques 
on Au-free AlGaN/GaN GET-SBDs was assessed. The 
introduction of an in-situ N2 plasma treatment at low power 
prior to the anode metal deposition resulted into reduced 
current collapse in pulsed mode (relative on-state voltage 
increase of 6% at -175V), as compared with 1 cycle of ALE or 
a reference sample without clean. Moreover, diodes treated 
with N2 plasma show higher robustness to reverse stress. 
ACKNOWLEDGMENT 
The authors would like to thank the epitaxial growth team, 
for having fabricated the (Al)GaN layers on Si. The help of 
Kenny Leyssens in performing the in-situ N2 plasma clean is 
highly appreciated. 
REFERENCES 
 
[1] S. Lenci et al., “Au-Free AlGaN/GaN power diode on 8-in Si substrate 
with gated edge termination”, IEEE Electron Device Lett., vol. 34, no. 
8, pp. 1035-1037, Aug. 2013. 
[2] J. Hu, S. Lenci, S.Stoffels, B. De Jaeger, G. Groeseneken, and S. 
Decoutere, “Leakage-current reduction and improved on-state 
performance of Au-free AlGaN/GaN-on-Si Schottky diode by 
embedding the edge terminations in the anode region”, Phys. Status 
Solidi C, pp. 1-4, Jan. 2014. 
[3] E. Matioli, B. Lu, and T. Palacios, “Ultralow leakage current 
AlGaN/GaN Schottky diodes with 3-D anode structure”, IEEE Trans. 
Electron Devices, vol. 60, no. 10, pp. 3365-3370, Oct. 2013. 
[4] J.-H. Lee et al., “Reduction in Shottky barrier height of AlGaN-based 
SBD with In-situ deposited silicon carbon nitride (SiCN) cap layer”, 
Proc. of the ISPSD, Bruges, Belgium, 3-7 June, 2012, pp. 249-252. 
[5] J.-G. Lee, B.-R. Park, C.-H. Cho, K.-S. Seo, and H.-Y. Cha, “Low turn-
on voltage AlGaN/GaN-on-Si rectifier with gated ohmic anode”, IEEE 
Electron Device Lett., vol. 34, no. 2, pp. 214–216, Feb. 2013. 
[6] J.H. Kim et al., “Effects of nitride-based plasma pretreatment prior to 
SiNx passivation in AlGaN/GaN High-Electron-Mobility Transistors 
on silicon substrates”, Jpn J Appl Phys vol. 49, pp. 04DF05, Apr. 2010. 
[7] Q. Feng, Y. Hao, and Y-Z. Yue, “The reduction of gate leakage of 
AlGaN/GaN metal–insulator– semiconductor high electron mobility 
transistors by N2 plasma pretreatment”, Semicond. Sci. Technol. vol. 24, 
pp. 025030, Jan. 2009. 
[8] M.-F. Romero, A. Jiménez, F. González-Posada Flores, S. Martín-
Horcajo, F. Calle, and E. Muñoz, “Impact of N2 Plasma Power 
Discharge on AlGaN/GaN HEMT Performance”, IEEE T. Electron 
Dev. vol. 59, no. 2, pp. 374-379, Feb. 2012. 
 
268
